PATH: //opt/alt/python311/share/doc/alt-python311-pyparsing-doc/examples/verilog/new
FILE_BARU
CREATE
FOLDER_BARU
MKDIR
UPLOAD_FILE
GO
[ .. KEMBALI ]
📄 count_bits.v
↓
X
📄 count_bits8.v
↓
X
📄 exampleresults.txt
↓
X
SAVING...
BERHASIL DIUBAH!
EDITING: count_bits8.v
module count_bits8(I, C); input [7:0] I; output [5:0] C; assign C = (I[0] + I[1] + I[2] + I[3]) + ( I[4] + I[5] + I[6] + I[7] ); endmodule
SIMPAN PERUBAHAN