PATH: //opt/alt/python311/share/doc/alt-python311-pyparsing-doc/examples/verilog/new
FILE_BARU
CREATE
FOLDER_BARU
MKDIR
UPLOAD_FILE
GO
[ .. KEMBALI ]
📄 count_bits.v
↓
X
📄 count_bits8.v
↓
X
📄 exampleresults.txt
↓
X
SAVING...
BERHASIL DIUBAH!
EDITING: count_bits.v
module count_bits(I, C); input [31:0] I; output [5:0] C; // // Please specify a synthesizable description of a circuit // that counts the number of bits that are set to '1' in // a 32-bit vector. e.g. "001101" should return '3'. // assign C = (((( I[0] + I[1] + I[2] + I[3]) + ( I[4] + I[5] + I[6] + I[7])) + (( I[8] + I[9] + I[10] + I[11]) + (I[12] + I[13] + I[14] + I[15]))) + (((I[16] + I[17] + I[18] + I[19]) + (I[20] + I[21] + I[22] + I[23])) + ((I[24] + I[25] + I[26] + I[27]) + (I[28] + I[29] + I[30] + I[31])))); endmodule
SIMPAN PERUBAHAN